




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification <sup>7</sup> :</b> <b>H01L 21/027, 21/314, 21/768, 23/532,</b> <b>C23C 16/32, C01B 31/36</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 00/19498</b> <b>(43) International Publication Date:</b> 6 April 2000 (06.04.00)
<b>(21) International Application Number:</b> PCT/US99/22424 <b>(22) International Filing Date:</b> 27 September 1999 (27.09.99)  <b>(30) Priority Data:</b> 09/165,248 1 October 1998 (01.10.98) US 09/219,945 23 December 1998 (23.12.98) US 09/270,039 16 March 1999 (16.03.99) US  <b>(71) Applicant:</b> APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).  <b>(72) Inventor:</b> HUANG, Judy; 16788 Leroy Avenue, Los Gatos, CA 95032 (US).  <b>(74) Agent:</b> TACKETT, Keith, M.; Thomason, Moser & Patterson, Suite 1500, 3040 Post Oak Boulevard, Houston, TX 77056 (US).	<b>(81) Designated States:</b> JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the</i> <i>claims and to be republished in the event of the receipt of</i> <i>amendments.</i>	
<b>(54) Title:</b> <i>IN SITU</i> DEPOSITION OF LOW K SI CARBIDE BARRIER LAYER, ETCH STOP, AND ANTI-REFLECTIVE COATING FOR DAMASCENE APPLICATIONS		
<b>(57) Abstract</b> <p>The present invention provides a SiC material, formed according to certain process regimes, useful as a barrier layer, etch stop, and/or an ARC, in multiple levels, including the pre-metal dielectric (PMD) level, in IC applications and provides a dielectric layer deposited <i>in situ</i> with the SiC material for the barrier layers, and etch stops, and ARCs. The dielectric layer can be deposited with different precursors as the SiC material, but preferably with the same or similar precursors as the SiC material. The present invention is particularly useful for ICs using high diffusion copper as a conductive material. The invention may also utilize a plasma containing a reducing agent, such as ammonia, to reduce any oxides that may occur, particularly on metal surfaces such as copper filled features. The invention also provides processing regimes that include using an organosilane as a silicon and carbon source, perhaps independently of any other carbon source or hydrogen source, and preferably in the absence of a substantial amount of oxygen to produce a SiC with a dielectric constant of less than 7.0. This particular SiC material is useful in complex structures, such as a damascene structure and is conducive to <i>in situ</i> deposition, especially when used in multiple capacities for the different layers, such as the barrier layer, the etch stop, and the ARC and can include <i>in situ</i> deposition of the associated dielectric layer(s).</p>		



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

# IN SITU DEPOSITION OF LOW K SI CARBIDE BARRIER LAYER, ETCH STOP, AND ANTI-REFLECTIVE COATING FOR DAMASCENE APPLICATIONS

## Field of the Invention

The present invention relates generally to the fabrication of integrated circuits on substrates. More particularly, the invention relates to a low temperature method for producing a low dielectric constant (low  $\kappa$ ) silicon carbide film utilizing organosilane precursors under certain process regimes, which is useful as a low  $\kappa$  barrier layer, etch stop, and anti-reflective coating, and especially for *in situ* deposition with a plurality of layers, including dielectric layers.

## Background of the Invention

Consistent and fairly predictable improvement in integrated circuit design and fabrication has been observed in the last decade. One key to successful improvements is the multilevel interconnect technology, which provides the conductive paths between the devices of an integrated circuit (IC) device. The shrinking dimensions of features, presently in the sub-quarter micron and smaller range, such as horizontal interconnects (typically referred to as lines) and vertical interconnects (typically referred to as contacts or vias; contacts extend to a device on the underlying substrate, while vias extend to an underlying metal layer, such as M1, M2, etc.) in very large scale integration (VLSI) and ultra large scale integration (ULSI) technology, has increased the importance of reducing the dielectric constant of the many layers and the capacitive coupling between interconnect lines. In order to further improve the speed of integrated circuits, it has become necessary to use materials having low resistivity and low  $\kappa$  (dielectric constant less than 7.0) insulators to reduce the capacitive coupling between adjacent metal lines. The need for low  $\kappa$  materials extends to barrier layers, etch stops, and anti-reflective coatings used in photolithography. However, typical barrier layer, etch stop, and anti-reflective coating materials have dielectric constants that are significantly greater than 7.0 that result in a combined insulator that does not significantly reduce the dielectric constant. Thus, better materials are needed for barrier layers, etch stops, and anti-reflective coatings having low  $\kappa$  values. The need for low  $\kappa$  materials also extends to dielectric layers. For instance, present efforts seek to establish a dielectric constant value for the dielectric layer(s) to less than 3.0 and preferably less than 2.5.

With the increase in circuit density, additional process changes are needed for smaller feature sizes. For instance, efforts are being made to improve the photolithography processes for more precise pattern etching. Photolithography is a technique used in making integrated circuits that uses light patterns and photoresist materials (typically organic polymers) to develop fine-scaled patterns on a substrate surface. Photoresist materials typically include, for example, naphthoquinone diazides. In many instances, to properly process the substrate with photolithography and avoid unwanted patterning, the high reflectivity of the layer to be patterned must be ameliorated so light ray reflection is reduced. Reflectivity is usually expressed as a percentage of a known standard, such as bare silicon, having a value of 100%. Extraneous reflections from underlying layers can be reflected to the photoresist and expose the photoresist in undesired areas. Any unwanted exposure can distort the lines, vias, and other features intended to be formed. The reflectivity of damascene structures, discussed below, has increased the need for better photolithography processes.

With multi-layer structures, increased reflectivity has contributed to imprecise etching. Dielectric layers are naturally translucent to the ultraviolet light used to expose the photoresist. Thus, multi-level dielectrics and features in the damascene structures results in increased and unwanted reflections. As a result, an anti-reflective coating (ARC) is deposited over the layer to be etched, where the ARC is typically a thin sacrificial layer that has a lower reflectivity than the underlying layer and is etched by the same or similar chemistries that are used to etch the underlying layer. The ARC reduces or eliminates the extraneous reflections so that improved feature dimensions and accuracy can be more closely spaced, enabling the increased current density desired for ULSI circuits.

ARC materials can be organic or inorganic, as described in U.S. Pat. No. 5,710,067, which is incorporated by reference herein. Organic ARCs include spin-on polyimides and polysulfones, among other materials, and are generally more expensive and require more complex processing than inorganic ARCs. Inorganic ARCs include silicon nitride, silicon oxynitride,  $\alpha$ -carbon, titanium nitride, silicon carbide, and amorphous silicon. Prior to the present invention, inorganic ARCs typically were characterized by a high  $\kappa$  value and were not compatible with low  $\kappa$  structures. Use of a high  $\kappa$  ARC partially negates the advantage of using low  $\kappa$  materials because it adds a high  $\kappa$  material to a stack of otherwise low  $\kappa$  layers. In some applications, the high  $\kappa$  ARC can be removed from the substrate, but the removal adds complexity to the processing

sequence. Organic ARCs can be used, but they are generally more expensive and require additional processing.

Figure 1 shows a representation of a typical substrate with a positive photoresist deposited over a dielectric, as part of the photolithography processing. A positive photoresist develops in the areas exposed to light, whereas a negative photoresist develops in the areas which are not exposed to light. The integrated circuit 10 includes an underlying substrate 12 having a feature 11, such as a contact, via, line, or trench formed thereon. The term "substrate" as used herein can indicate an underlying material, and can be used to represent a series of underlying layers below the layer in question, such as an etch stop or barrier layer. A barrier layer 13 may be deposited over the substrate, followed by a dielectric layer 14. The dielectric layer may be un-doped silicon dioxide also known as un-doped silicon glass (USG), fluorine-doped silicon glass (FSG), or some other low  $\kappa$  material. In this example, an ARC 15 is deposited over the dielectric layer, followed by a photoresist layer 19.

The purpose of the ARC is to reduce or eliminate any reflected light waves, typically, by adjusting three aspects of the ARC material--a refraction index ( $n$ ), an absorption index ( $k$ , distinguished from the " $\kappa$ " of a "low  $\kappa$ " dielectric), and the thickness ( $t$ ) of the ARC to create a phase cancellation and absorption of reflected light. Typically, the required  $n$ ,  $k$ , and  $t$  values depend on the thickness and properties of the underlying layer and need adjustment for each particular application. A computer simulation program, such as one entitled "The Positive/Negative Resist Optical Lithography Model", PROLITH/2, v. 4.05, available from Finle Technologies of Austin, Texas, simulates the effect on the  $n$ ,  $k$ , and  $t$  values and the reflectivity of the particular layers. The results are analyzed and are typically followed by actual testing and reviewing the results through scanning electron microscopy (SEM) techniques. A proper combination at the various values of  $n$ ,  $k$ , and  $t$  is chosen to reduce the reflected light for that application. Because the values of  $n$ ,  $k$ , and  $t$  are dependent on each application and each substrate thickness, the proper selection may be time consuming and onerous. In addition, the selection of the  $n$ ,  $k$ , and  $t$  values may be only applicable to narrow thickness ranges of the underlying layers which may cause additional difficulties in the repeatability of the deposition process from substrate to substrate.

Figure 2 is a schematic of the photolithography process in which a light source 23 emits light, such as ultraviolet light, through a patterned template or mask 21 that defines

the pattern of light that will be projected onto the photoresist layer 19, ultimately resulting in a patterned substrate. The light typically causes the photoresist in the exposed area 25 to change its solubility to organic solvents. Thus, the exposed areas can be removed by soaking or otherwise cleaning the exposed areas while retaining the unexposed areas.

Figure 3 is a schematic of the substrate with the feature 27 formed thereon using the etching process. The remainder of the photoresist has been removed, the feature has been etched to the appropriate level, and the substrate is prepared for a subsequent process such as the deposition of a liner, conductor, or other layer(s).

Traditional deposition/etch processes for forming interconnects has also been improved with the higher circuit density to obtain more precise pattern etching. Thus, new processes are being developed. For instance, the traditional method of forming the circuit was depositing blanket layers of a conductor, etching the conductor to pattern the features, and then depositing dielectric materials over and between the features. With the emphasis on increased circuit density, the process has been somewhat reversed by depositing dielectric layers, etching the dielectric layers to form the features, and filling the features with conductive material to form the vias, lines, and other features.

The current trend in metallization is to use a damascene structure. In a dual damascene structure, the dielectric layer is etched to define both the contacts/vias and the interconnect lines in multi-layered substrates. Metal is then inlaid into the defined pattern and any excess metal is removed from the top of the structure in a planarization process, such as chemical mechanical polishing (CMP).

The reflectivity of such multilevel structures as a damascene structure has raised the required level of performance of ARC materials. Prior to such structures, the layer to be etched was typically above a single metal layer which is not transparent to the light exposure. Thus, the unwanted photoresist exposure from underlying layers was substantially limited to the single metal layer under the photoresist. However, in damascene and other structures, an increased number of layers above the conductor layer are now used with multilevel patterning. The dielectric layer(s) and other layers beside the conductor layers in features are comparatively transparent to the exposure light and thus more levels of reflections from multiple levels of features can hinder the photolithography processing of the upper layer. For instance, lines and vias/contacts may appear in the substrate at different levels. Light reflected from the different features at different levels result in reflected light patterns back to the photoresist layer which, unless corrected, may cause unwanted exposure of the photoresist.

Thus, with the decreasing feature sizes, the emphasis on low  $\kappa$  stacks, the use of copper, and the complex dual damascene structures, new methods and materials are needed to provide improved ARC characteristics. Silicon nitride and oxynitride have been typical materials used for an ARC, but have a relatively high dielectric constant (dielectric constant greater than 7.0) and may significantly increase the capacitive coupling between interconnect lines. The capacitive coupling may lead to cross talk and/or resistance-capacitance (RC) delay, *i.e.*, the time required to dissipate stored energy, that degrades the overall performance of the device.

In searching for new materials, others have recognized some potential in silicon carbide (SiC) for some applications. But to the knowledge of the inventor, no source has adequately sought and developed a suitable ARC, barrier layer, and etch stop, using SiC. Furthermore, no known source has found a suitable combination of chemistries that allows *in situ* deposition, for instance, in the same chamber, of low  $\kappa$  dielectric layers, and SiC barrier layers, etch stops, and ARCs. Some sources, including U.S. Pat. No. 5,710,067 to *Foote, et al.*, above, have noted or suggested silicon carbide in some form as an ARC. To the knowledge of the inventor, silicon carbide that has been produced using these traditional methods has not been effective in meeting the new process requirements in low  $\kappa$  structures. For instance, the disclosed chemistry of U.S. Pat. No. 5,591,566 to *Ogawa*, which patent is incorporated herein by reference, uses separate sources of silicon, carbon, and hydrogen. This more traditional approach results in a higher  $\kappa$  than is desirable for the low  $\kappa$  emphasis of the ULSI efforts, especially in damascene structures. Another example, disclosed in U.S. Pat. No. 5,360,491 to *Carey, et al.*, which is also incorporated herein by reference, requires a conversion to a crystalline silicon carbide, denoted as  $\beta$ -SiC.

Another reference referring to SiC is U.S. Pat. No. 4,532,150 to *Endo et al.*, which is incorporated herein by reference and refers to a specific formulation of  $\text{Si}_x\text{C}_{1-x}$  in which  $x$  is a positive number of 0.2 to 0.9 for providing SiC to a substrate surface. *Endo* provides no disclosure of SiC as a barrier layer, etch stop, or ARC, and the process parameters given in its examples are below the preferred or most preferred parameters of the present invention.

U.S. Pat. No. 5,465,680 to *Loboda*, incorporated herein by reference, discloses a SiC film in a CVD chamber, but fails to produce the film at low temperatures less than about 600° C. Another *Loboda* reference, U.S. Pat. No. 5,818,071, also incorporated herein by reference, discloses a SiC film for use as a barrier layer with a low  $\kappa$  dielectric

layer, but fails to disclose that the SiC itself may be a low  $\kappa$  material. To the inventor's knowledge, a low  $\kappa$  SiC has eluded those in the field until the present invention. Furthermore, the *Loboda* '071 reference is designed to accommodate a subtractive deposition, not a damascene deposition as current technology uses, in which the substrate deposition deposits the metal layer, then etches the metal and deposits the SiC into the etched metal layer, resulting in a much different structure than a damascene structure.

Another reference, U.S. Pat. No. 5,238,866 to *Bolz, et al.*, also incorporated herein by reference, uses methane, silane, and phosphine to create a hydrogenated silicon carbide coating for use in the medical field, having an improved compatibility with blood. However, none of these references contain a disclosure for SiC with the following process regimes used as a barrier layer, etch stop, or a low  $\kappa$  ARC.

The increasing complexities of the circuitry have also added to the processing steps. Transfers between chambers to effect the processing slow the production process and increase a likelihood of contamination. Thus, the processing would benefit by reducing the transfers outside of an enclosed cluster of chambers or even reducing the transfers out of the processing chamber itself by performing *in situ* processing on multiple layers. Preferably, the processing would include the same or similar precursors used for the multiple layers, such as the barrier layer(s), etch stop(s), ARC(s), and dielectric layer(s).

Therefore, there is a need for an improved process using silicon carbide as a low  $\kappa$  barrier layer, an etch stop, and an ARC for ICs, especially in a damascene structure and to deposit the layers *in situ* with each other and with associated dielectric layers.

### Summary of the Invention

The present invention provides a SiC material, formed according to certain process regimes, useful as a barrier layer, etch stop, and/or an ARC, in multiple levels, including the pre-metal dielectric (PMD) level, in IC applications and provides a dielectric layer deposited *in situ* with the SiC material for the barrier layers, etch stops, and ARCs. Preferably, the chamber is configured to deliver the same or similar precursors for the barrier layers, etch stops, ARCs, and dielectric layers. However, the dielectric layer(s) can be deposited with different precursors. The present invention is particularly useful for ICs using high diffusion copper as a conductive material. The invention may also utilize a plasma containing a reducing agent, such as ammonia, to reduce any oxides that may



occur, particularly on metal surfaces such as copper filled features. The invention also provides processing regimes that include using an organosilane as a silicon and carbon source, perhaps independently of any other carbon source or hydrogen source, and preferably in the absence of a substantial amount of oxygen to produce a SiC with a dielectric constant of less than 7.0. This particular SiC material is useful in complex structures, such as a damascene structure and is conducive to *in situ* deposition, especially when used in multiple capacities for the different layers, such as the barrier layer, the etch stop, and the ARC and can include *in situ* deposition of the associated dielectric layer(s).

A preferred process sequence for forming a silicon carbide layer on a substrate, comprises introducing silicon, carbon, and a noble gas into a chamber, initiating a plasma in the chamber, reacting the silicon and the carbon in the presence of the plasma to form silicon carbide, depositing a silicon carbide layer having a dielectric constant less than 7.0 on the substrate in the chamber, and depositing a first dielectric layer *in situ* with the silicon carbide layer.

Another aspect of the invention comprises *in situ* deposition of silicon carbide on a substrate, including depositing a silicon carbide barrier layer on the substrate, depositing a first dielectric layer on the barrier layer *in situ* with the barrier layer, depositing an etch stop on the first dielectric layer *in situ* with the first dielectric layer, depositing a second dielectric layer on the etch stop *in situ* with the etch stop, and depositing an anti-reflective coating on the second dielectric layer *in situ* with the second dielectric layer.

Another aspect of the invention includes a substrate having a silicon carbide layer having a dielectric constant less than 7.0 and deposited on the substrate and a first dielectric layer deposited on the silicon carbide layer *in situ* with the silicon carbide layer.

### **Brief Description of the Drawings**

So that the manner in which the above recited features, advantages and objects of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.

It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

Figure 1 is a schematic of photoresist material on an ARC in a substrate.

Figure 2 is a schematic of a light exposing the photoresist of Figure 1.

Figure 3 is a schematic of the substrate of Figures 1 and 2, etched and prepared for subsequent deposition in the feature.

Figure 4 is a schematic of a damascene structure using the SiC of the present invention as a barrier layer, an etch stop, and an ARC with an *in situ* deposition of the dielectric layers.

Figure 5 is a Fourier Transform Infrared (FTIR) chart of the SiC of the present invention, indicating a particular bonding structure.

Figure 6 is a FTIR chart of a previous SiC, indicating a bonding structure different than the SiC of the present invention.

Figure 7 is a graph of a dielectric constant compared to a refraction index for various materials.

Figure 8 is a graph of the refraction index compared to the absorption index for two materials, showing that the SiC of the present invention can be tuned to different index values.

Figure 9 is a simulation graph of reflectivity contours of the embodiment of Figure 4.

Figure 10 is a line drawing of a scanning electron microscopy photograph, showing a patterned photoresist layer using the ARC of the present invention as an upper layer.

Figure 11 is a FTIR chart of a moisture test of the SiC of the present invention, when the SiC is also used as a moisture barrier.

Figure 12 is an alternative embodiment of Figure 4, using the etch stop as the ARC without using an ARC upper layer.

Figure 13 is a reflectivity map of the embodiment of Figure 12, showing the thicknesses of the upper dielectric layer compared to the etch stop.

Figure 14 is a reflectivity map of the embodiment of Figure 12, showing the thicknesses of the etch stop compared to the lower dielectric layer under the etch stop.

Figure 15 is an alternative embodiment of Figures 4 and 12, without the etch stop and using the barrier layer as the ARC.

Figure 16 is a reflectivity map of the embodiment of Figure 15, showing the thicknesses of the dielectric layer above the barrier layer compared to the barrier layer, using the barrier layer as an ARC.

Figure 17 is another embodiment similar to the embodiment of Figure 15 with the addition of a SiC ARC layer below the photoresist layer.

Figure 18 is a reflectivity map of the embodiment of Figure 17, showing the thickness of the ARC compared to the thickness of the dielectric layer under the ARC.

Figure 19 is a graph of copper diffusion into the SiC material of the present invention.

### Detailed Description of a Preferred Embodiment

The present invention provides a SiC material, formed according to certain process regimes, useful as a barrier layer, etch stop, and/or an ARC, in multiple levels, including the pre-metal dielectric (PMD) level, in IC applications and provides a dielectric layer deposited *in situ* with the SiC material for the barrier layers, and etch stops, and ARCs. The dielectric layer can be deposited with different precursors as the SiC material, but preferably with the same or similar precursors as the SiC material. The present invention is particularly useful for ICs using high diffusion copper as a conductive material. The invention may also utilize a plasma containing a reducing agent, such as ammonia, to reduce any oxides that may occur, particularly on metal surfaces such as copper filled features. The invention also provides processing regimes that include using an organosilane as a silicon and carbon source, perhaps independently of any other carbon source or hydrogen source, and preferably in the absence of a substantial amount of oxygen to produce a SiC with a dielectric constant of less than 7.0. This particular SiC material is useful in complex structures, such as a damascene structure and is conducive to *in situ* deposition, especially when used in multiple capacities for the different layers, such as the barrier layer, the etch stop, and the ARC and can include *in situ* deposition of the associated dielectric layer(s).

As described below, a desirable characteristic includes depositing the material *in situ*, *i.e.*, preferably in a given chamber, such as in a plasma chamber, or in a system, such as an integrated cluster tool arrangement, without exposing the material to intermediate contamination environments. *In situ* processing may be particularly important with a copper conductor, because of its rapid susceptibility to oxidation. By using the same or similar precursors, described below to create the SiC material, with different process regimes and reacting with oxygen, different materials may be created, such as a low  $\kappa$  dielectric material. The possibilities of *in situ* deposition of the various layers in a processing chamber or chambers are enhanced using the present invention. For instance, the barrier layer, lower dielectric layer, etch stop, upper dielectric layer, ARC, and other

layers can be deposited within one chamber using different process regimes to obtain the different materials.

Figure 4 shows a preferred embodiment of a dual damascene structure, utilizing the present invention. Specifically, the structure includes a deposition of one or more dielectric layer(s), and SiC barrier layer(s), etch stop(s), and ARCs deposited *in situ* to produce the SiC of the present invention and the dielectric layers. The dielectric layers can be deposited with the same or similar precursors as the SiC material or can be deposited with different precursors. The embodiment also utilizes a plasma containing a reducing agent, such as ammonia, to reduce any oxides that may occur, particularly on metal surfaces such as copper deposited in features.

At least two schemes can be used to develop a dual damascene structure, where lines/trenches are filled concurrently with vias/contacts. In a "counterbore" scheme, the IC is formed, for instance, by depositing a barrier layer, first dielectric layer, etch stop, second dielectric layer, ARC, and photoresist where the substrate is then etched. In Figure 4, the integrated circuit 10 includes an underlying substrate 60, which may include a series of layers deposited thereon and in which a feature 62 has been formed. If a conductor is deposited over the feature 62, such as copper, the conductor may oxidize. *In situ* with the deposition of the various layers, the oxide can be exposed to a plasma containing a reducing agent of nitrogen and hydrogen, such as ammonia, to reduce the oxide. One embodiment is described in co-pending U.S. Ser. No. 09/193,920, incorporated herein by reference, which describes plasma process parameters using an ammonia flow rate of about 100 to 1000 sccm with a chamber pressure range of about 1 to 9 Torr, an RF power of about 100 to 1000 watts for a 200 mm wafer, and a showerhead to substrate spacing of about 200 to 600 mils.

The SiC of the present invention can be deposited *in situ* as a barrier layer, an etch stop, and an ARC with the *in situ* deposition including the dielectric layers. For instance, a SiC barrier layer 64, preferably about 500 Å thick, is deposited over the substrate and feature. Without the necessity of removing the substrate, a dielectric layer 66 may be *in situ* deposited over the barrier layer 64, preferably about 5000 Å thick. Preferably, the dielectric layer is an oxide based dielectric material having low  $\kappa$  characteristics. The dielectric layer may be un-doped silicon dioxide also known as un-doped silicon glass (USG), fluorine-doped silicon glass (FSG), or other silicon-carbon-oxygen based materials, some of which can be low  $\kappa$  materials. A low  $\kappa$  etch stop 68, also of SiC material

according to the present invention, is then *in situ* deposited on the dielectric layer 66 to a thickness of about 200 Å to about 1000 Å, preferably about 500 Å. The etch stop material is typically a material that has a slower etching rate compared to the dielectric layer that is etched and allows some flexibility in the etching process to ensure that a predetermined depth is reached. In some well characterized etching processes, the etch stop may be unnecessary. Another dielectric layer 70 is deposited over etch stop 68, having a thickness from about 5,000 Å to about 10,000 Å, preferably about 7000 Å. Dielectric layer 70 can be the same material as dielectric layer 66. Likewise, the dielectric layer 70 can be deposited *in situ* with the barrier layer 64, dielectric layer 66, and etch stop 68. An ARC 72, also of SiC material and preferably about 600 Å thick, is deposited on the dielectric layer 70, using the same or similar chemistry as the underlying etch stop and barrier layer. After the ARC deposition, a photoresist layer (not shown), similar to photoresist layer 19 shown in Figure 1, is deposited on the ARC 72. Depositing and exposing of the photoresist and etching would normally be accomplished in other chambers. The photoresist layer is exposed to form a pattern for the via/contact 20a, using conventional photolithography. The layers are then etched using conventional etch processes, typically using fluorine, carbon, and oxygen ions to form the via/contact 20a. The photoresist layer is subsequently removed. Another photoresist layer is deposited and exposed to pattern the features, such a line/trench 20b and the layer(s) are etched to form the line/trench 20b. The photoresist layer is subsequently removed. A liner 22 may be needed over the features or on the fields between the features, which typically is from Ta, TaN, Ti, TiN, and other materials. A conductive material 20, such as copper or aluminum, is then deposited simultaneously in both the via/contact 20a and the line/trench 20b. Once the conductive material 20 is deposited over the feature(s), it too may be exposed to a plasma containing a reducing agent, such as ammonia, to reduce any oxides. Another SiC barrier layer 75 may be deposited over the conductive material 20 to help prevent diffusion of the conductor through subsequent layers.

Another scheme for creating a dual damascene structure is known as a "self-aligning contact" (SAC) scheme. The SAC scheme is similar to the counterbore scheme, except that a photoresist layer is deposited over the etch stop, the etch stop is etched and the photoresist is removed. Then the subsequent layers, such as another dielectric layer, are deposited over the patterned etch stop, an ARC deposited over the dielectric layer, and a second photoresist layer deposited over the ARC, where the stack is again etched. In the embodiment of Figure 4, for instance, a photoresist layer (not shown) is deposited over the

etch stop 68, in typically a separate chamber from the etch stop deposition. The etch stop 68 is etched to form a pattern for a via/contact 20a. The photoresist layer is removed. The dielectric layer 70 and ARC 72 can then be *in situ* deposited in the same chamber as the etch stop was deposited. Another photoresist layer is deposited on the ARC 72. The photoresist is then exposed to form the pattern for the line/trench 20b. The line/trench 20b and the via/contact 20a are then etched simultaneously. The photoresist layer is subsequently removed. Conductive material 20, and if desired, another barrier layer 75, are deposited over the substrate.

The *in situ* processing is enhanced because of the reduced number of different materials and regimes and, in particular, because the SiC can be used as the barrier layer, etch stop, ARC layer, and even as a passivation layer and moisture barrier. The *in situ* processing is further enhanced in the preferred embodiment by using the same or similar precursors to deposit the dielectric layers. Reducing or eliminating the need to remove the substrate from the processing chamber between depositing the layers for chamber cleanings and the like improves throughput, reduces downtime, and reduces the risk of contamination.

In some instances, the etching may be performed in the same chamber by adjusting the process conditions. However, in many instances, the substrate may be moved to an etching chamber. In such instances, the processing may be performed within a cluster tool having both a deposition chamber and an etch chamber, such as the cluster tool shown in U.S. Pat. No. 4,951,601, assigned to the current assignee of the invention, and incorporated herein by reference. The sealable cluster tool enables processing within the cluster tool to occur without unnecessary exposure to the ambient conditions. However, where possible a preferred arrangement enables processing within same chamber to reduce the transfer time between chambers for greater throughput.

Furthermore, *in situ* processing provides accurate control over the rate of transition between the deposited layer and the preceding layer. The transition between the two layers is controlled by the transition between the chemistries and the related process parameters used to deposit the layers. The method of the present invention enables accurate control over the transition via control over the plasma, process gas flow rates, and other processing parameters. The transition may be abrupt and can be achieved, for example, by extinguishing the plasma followed by the deposition of the dielectric layers and the various SiC layers while the substrate remains in the chamber. Gradual transitions can also be achieved, for example, by altering the flow rates of the process gases. In a

process which deposits a FSG dielectric layer, the flow rate of silicon tetrafluoride, commonly used for a FSG deposition, may be reduced while increasing the helium or argon flow to create a smooth transition from the dielectric layer to the SiC layer. The flexibility in the transition is made possible by the ability to deposit multiple layers *in situ*.

The above discussion refers to an exemplary sequence and is not to be construed as limited to such sequence, as such *in situ* processing could be applied to a variety of sequences. Also, these structures are exemplary for a dual damascene structure and are not intended to be limiting of the possible embodiments.

Because the SiC, as explained below, may be used in multiple capacities, Table 1 shows the desirable aspects of at least three of the uses of the SiC of the present invention as a barrier layer, an etch stop, and an ARC.

TABLE 1

DESIRABLE CHARACTERISTICS OF BARRIER/ETCH STOP/ARC	
Anti-Reflective Coating Indexes n, k	<ul style="list-style-type: none"> <li>• Multi-application suitability</li> <li>• Multi-purpose use</li> <li>• Low <math>\kappa</math> retained for particular n, k</li> <li>• Stable and repeatable</li> <li>• Elimination of undesired reflections</li> <li>• Multiple photolithography uses</li> </ul>
Good Barrier Property to Copper	<ul style="list-style-type: none"> <li>• Good Adhesion</li> <li>• No Copper Diffusion at 400°-450°C Annealing Stage</li> </ul>
High Etch Selectivity with respect to USG/FSG/Other Low $\kappa$ Dielectric Materials	<ul style="list-style-type: none"> <li>• Etch Stop &gt; 20:1</li> </ul>
Lower Dielectric Constant	<ul style="list-style-type: none"> <li>• Overall Reduction in Effective Dielectric Constant (<math>K_{eff}</math>) in IMD Damascene Stacks</li> <li>•</li> </ul>
Good Electrical Properties	<ul style="list-style-type: none"> <li>• High Breakdown Voltage</li> <li>• Low Leakage</li> </ul>
Productivity/Manufacturability	<ul style="list-style-type: none"> <li>• Process Stability and Particle Control</li> <li>• <i>In-situ</i> Process for Throughput Improvement, e.g., USG Deposition with Etch Stop Layer Deposition</li> </ul>

As stated earlier, a low  $\kappa$  material is defined herein as a material having a dielectric constant lower than 7.0 which is lower than that of silicon nitride, traditionally used as a barrier layer material. Related to the low dielectric value is the "effective" dielectric constant, which is a composite dielectric constant of the substrate stack with multiple levels. The effective dielectric constant is based on such factors as the layer thicknesses, layer dielectric constants, spacing between features, and feature dimensions. Commercially available software, such as "Rafael" by Avant Corporation may be used to calculate the predicted effective dielectric constant. For instance, a typical value of a low  $\kappa$  dielectric layer is about 2.7. A SiN layer may have a  $\kappa$  value of at least 7.0. Using the SiN material with the low  $\kappa$  dielectric material would increase the effective  $\kappa$  value of the composite and offset some of the advantage of using the low  $\kappa$  dielectric material. In comparison, using the SiC of the present invention with a  $\kappa$  value of less than 5, preferably about 4.2, allows more benefit from using low  $\kappa$  dielectric material to be obtained. A desirable effective dielectric constant value for the composite structure would be about 5.0 or less, most preferably 3.0 or less.

If the SiC is used as an ARC, desirable characteristics would include the low  $\kappa$  aspect described above as well as a suitable refraction index "n" combined with an absorption index "k" and a thickness "t" of the ARC to obtain a low reflectivity below about 5%, although other values may be selected, so that the coating could be used in multiple applications without necessitating process regime adjustments and variations for each application, as is typically needed, prior to the present invention. The process to produce the SiC should be stable and repeatable for manufacturing consistency.

Because the ARC may remain on the substrate because of its low  $\kappa$  attributes, it may also function as a barrier layer between, for instance, an underlying dielectric and a conductor material, such as copper. Adhesion between the layers is important to reduce delamination between the layers and, in some instances, to reduce capacitance and resistance between the layers. When the ARC is used as a barrier layer, the material should also have no substantial diffusion at a substrate annealing temperature of, for example, about 400° to 450° C. The term "no substantial" diffusion is intended to be a functional term, such that any actual diffusion into the layer is less than would affect the ability of the layer to function as a barrier layer and/or etch stop. For instance, the SiC of the present invention limits the diffusion to about 250 Å. The copper diffusion may impair the desired current and voltage paths and contribute to cross talk. Because of the decreasing feature



size, as described above, the lower the dielectric constant, preferably less than 7.0, the lower the probability for cross talk and RC delay.

Because the SiC may be used in a damascene structure and function as a multi-purpose barrier layer, ARC, and etch stop as discussed in one embodiment, it would be beneficial to also have suitable etch stop characteristics, such as an etch selectivity ratio of 20 to 1 or greater with respect to USG, FSG, or other low  $\kappa$  dielectric materials. Additionally, the material should have a high breakdown voltage of 2 MV or more, *i.e.*, the voltage gradient at which the molecules breakdown to allow harmful passage of electrical current. The SiC should also have a low leakage characteristic through the layer, *i.e.*, a low stray direct current that capacitively flows through the material.

Table 2 shows the process parameters used to form the SiC layer of the present invention in a 200 mm wafer deposition reactor. In a preferred embodiment, the silicon and carbon were derived from a common compound, such as a silane-based compound. However, the carbon could be supplemented with other compounds, such as methane. Without limitation, suitable silane-based compounds could include: methylsilane ( $\text{CH}_3\text{SiH}_3$ ), dimethylsilane ( $(\text{CH}_3)_2\text{SiH}_2$ ), trimethylsilane ( $(\text{CH}_3)_3\text{SiH}$ ), diethylsilane ( $(\text{C}_2\text{H}_5)_2\text{SiH}_2$ ), propylsilane ( $\text{C}_3\text{H}_7\text{SiH}_3$ ), vinyl methyl-silane ( $\text{CH}_2=\text{CH})\text{CH}_3\text{SiH}_2$ ), 1,1,2,2-tetramethyl disilane ( $\text{HSi}(\text{CH}_3)_2\text{-Si}(\text{CH}_3)_2\text{H}$ ), hexamethyl disilane ( $(\text{CH}_3)_3\text{Si-Si}(\text{CH}_3)_3$ ), 1,1,2,2,3,3-hexamethyl trisilane ( $\text{H}(\text{CH}_3)_2\text{Si-Si}(\text{CH}_3)_2\text{-SiH}(\text{CH}_3)_2$ ), 1,1,2,3,3-pentamethyl trisilane ( $\text{H}(\text{CH}_3)_2\text{Si-SiH}(\text{CH}_3)\text{-SiH}(\text{CH}_3)_2$ ), dimethyl disilano ethane ( $\text{CH}_3\text{-SiH}_2\text{-(CH}_2)_2\text{-SiH}_2\text{-CH}_3$ ), dimethyl disilano propane ( $\text{CH}_3\text{-SiH-(CH}_2)_3\text{-SiH-CH}_3$ ), tetramethyl disilano ethane ( $(\text{CH}_3)_2\text{-SiH-(CH}_2)_2\text{-SiH-(CH}_3)_2$ ), tetramethyl disilano propane ( $(\text{CH}_3)_2\text{-Si-(CH}_2)_3\text{-Si-(CH}_3)_2$ ), and other silane related compounds. For the purposes of this invention, the term "organosilane" as used herein includes any silane-based compound having at least one carbon atom attached, including the preceding list, unless otherwise indicated. A preferred organosilane is given by the structure  $\text{SiH}_n(\text{CH}_3)_{4-n}$ , where  $n=1$  to 3 or the structure  $\text{Si}_2\text{H}_m(\text{CH}_3)_{6-m}$ , where  $m=1$  to 5. In Table 2, the compounds used were trimethylsilane and methylsilane. A noble gas, such as helium or argon, was present and is believed to assist in stabilizing the process, although other gases could be used.

The process regimes described below provide a SiC material that meets at least some of the characteristics of Table 1 of a barrier layer, etch stop, and/or an ARC. Also, the SiC properties described herein enable a thinner layer to be deposited to achieve desirable film properties. In one embodiment, shown in Figure 4, the SiC, as an upper

layer ARC, allows a diverse range of underlying dielectric thicknesses without needing to adjust the SiC ARC thickness, typical of prior efforts in the field. The SiC material of the present invention has a high resistance to copper diffusion with test data showing that the copper diffusion limit is about 200 to 250 Å deep in the barrier layer. In another embodiment shown in Figure 12, the SiC material provides a combination low  $\kappa$  etch stop/ARC without using the upper layer ARC in Figure 4. In another embodiment shown in Figure 15, the barrier layer below the dielectric layer functions as the ARC.

TABLE 2

Parameter	Range	Preferred	Most Pref.
Silicon and Carbon (3MS or MS-sccm)	10-1000	30-500	50-200
Noble (He or Ar-sccm)	50-5000	100-2000	200-1000
Press. (Torr)	1-12	3-10	6-10
RF Power (Watts)	100-1000	300-700	400-600
Power Density (Watts/cm <sup>2</sup> )	0.11-2.2	0.67-1.55	0.88-1.33
Freq. (MHz)	13.56	13.56	13.56
Temp. (C)	100-450	200-400	300-400
Spacing (Mils)	200-600	300-600	300-500

#### Example Process—Barrier Layer/Etch Stop/ARC

The characteristics developed by the above process regimes differ from the generally accepted SiC characteristics. A SiC film according to the present invention was deposited in a DxZ chamber available from Applied Materials, Inc. of Santa Clara, California. A reactive gas source such as trimethylsilane was flown into the chamber at a rate of about 30 to 500 standard cubic centimeters (sccm), more preferably about 50 to 200 sccm. A noble gas, such as helium or argon, was flown into the chamber at a rate of about 100 to 2000 sccm, more preferably about 200 to 1000 sccm. The chamber pressure was maintained between about 3 to 10 Torr, more preferably about 6 to 10 Torr. A single 13.56 MHz RF power source applied about 300 to 700 watts with a power density of about 0.67 to 1.55 watts/cm<sup>2</sup>, more preferably about 400 to 600 watts with a power density of about 0.88 to 1.33 watts/cm<sup>2</sup>, to the anode and cathode to form the plasma in the chamber with the silane-based gas. The RF power source may be a mixed-frequency RF power supply that typically supplies power at a higher RF frequency of 13.56 MHz and at a lower

RF frequency of 360 kHz to enhance decomposition of the reactive species introduced into the chamber. The substrate surface temperature was maintained between about 200° to 400° C, more preferably about 300° to 400° C, during the deposition of the SiC. The gas dispersion from a gas dispersion element, such as a "showerhead", was dispersed at a showerhead to substrate spacing distance between about 300 to 600 mils, more preferably 300 to 500 mils. The carbon was derived from the trimethylsilane or methylsilane, independent of other carbon sources. The reaction occurred without a substantial source of oxygen introduced into the reaction zone.

With the parameters of Table 2, a different bonding structure occurs in the SiC film of the present invention, shown in Figure 5, compared to a prior SiC film, shown in Figure 6. Figure 5 shows a Fourier Transform Infrared (FTIR) chart for the SiC of the present invention. The various peaks at various wave numbers are structure specific and this graph is indicative of the particular interstitial bonding structure. Using the most preferred range of process parameters of Table 2 with trimethylsilane, the deposition resulted in a bonding structure containing  $\text{CH}_2/\text{CH}_3$ , SiH,  $\text{SiCH}_3$ ,  $\text{Si}-(\text{CH}_2)_n$ , and SiC.

Figure 6 shows comparative results with a prior SiC material deposited using silane and methane. As can be seen, there is no corresponding peak for  $\text{Si}-(\text{CH}_2)_n$  and even the peak for  $\text{SiCH}_3$  is not as noticeable. The SiC of the present invention yielded these unexpected results in providing better barrier layer/etch stop/ARC performance than previous known depositions of SiC. These characteristics allow the SiC to be used in the multiple capacities disclosed herein.

Figures 7-19 show various characteristics of the SiC ARC of the present invention. Figure 7 is a graph of test results, using a standard 633 nm wavelength of exposure light, comparing different materials and their dielectric constants versus the refraction index. The x-axis represents the refraction index,  $n$ , discussed above. A lower value on the x-axis is preferred and results in better optical quality and transparency. The y-axis represents the dielectric constant. A lower value on the y-axis is preferred to obtain a "low  $\kappa$ " substrate stack. For instance, SiN typically has an  $n$  value of about 2.0 and a dielectric constant value of 7.3, unsuitable for the low  $\kappa$  applications. A current state-of-the-art ARC is DARC™, a type of silicon oxynitride, but the dielectric constant is about 8.5-9.0 with an  $n$  value of about 2.2 at a 248 nm wavelength exposure. The preferred SiC of the present invention has a dielectric constant of about 4.2.

The SiC#1 corresponds to test results using the traditional chemistry for producing

SiC, described in U.S. Pat. No. 5,591,566 to *Ogawa*, which uses a silane with a separate methane/ethane/propane and diatomic hydrogen. This SiC has an  $n$  value of about 2.4, and a dielectric constant of about 7.8, undesirable for deposition in low  $\kappa$  devices.

SiC#2 is one SiC deposited using the chemistry of the present invention. The  $n$  value is about 2.3 and the dielectric constant is about 5.1. Using the parameters described above in Table 2, the SiC#3 produced better optical characteristics, namely, an  $n$  value of about 1.9 at the 633 nm exposure wavelength of Figure 7 with a dielectric constant of about 4.2. Thus, optically and resistively, the SiC of the present invention is suitable for the current emphasis on low  $\kappa$  structures and can be used as a barrier layer, an etch stop, and an ARC. Importantly, the SiC of the present invention, in contrast to the traditional high  $\kappa$  SiC or SiN ARC, need not be removed from the layer after the photoresist has been exposed and the substrate etched in order to preserve the low  $\kappa$  characteristics of the stack, resulting in fewer processing steps.

Figure 8 is a graph of the refraction index  $n$  compared to the absorption index  $k$  for SiC and silicon oxynitride, using a 248 nm exposure wavelength. The SiC of the present invention can be tuned to different  $n$  and  $k$  values and is compared with a silicon oxynitride ARC. The silicon oxynitride ARC has a high dielectric constant of about 9 and has a difficult to control  $k$  value which rapidly increases with a small change in the  $n$  value, as shown by the steep slope. By comparison, the SiC of the present invention has a dielectric constant of about 4.5 and a more stable or controllable absorption index  $k$ , as indicated by the flatter curve. A higher absorption index is desirable to better absorb the extraneous reflections. However, the dielectric constant increases as the absorption index increases. Thus, there is a balance between the desired optical properties and dielectric constant. A suitable value for the SiC of the present invention, having a relatively low dielectric constant and a stable process regime, is about 2.2 for an  $n$  value at the 248 nm exposure wavelength of Figure 8 and about 0.4 for a  $k$  value. The relationship between the  $n$  and  $k$  indexes at the 248 nm exposure wavelength appears linear and is approximated by the following equation:

$$k/0.65 + 1.57 = n$$

The absorption index  $k$  is in a range of between about 0.2 and about 1.0, and generally is between about 0.3 and 1.0 for commercial uses in photolithography. The SiC of the present invention can approximate the optical qualities of the silicon oxynitride ARC and yet reduce the dielectric constant by about 50%. Beginning at the x-axis value in Figure 8,

the slope of line representing the SiC  $n$  and  $k$  relationship may vary from about  $20^\circ$  to about  $60^\circ$  with the slope of the line shown as about  $35^\circ$ .

The low  $\kappa$  dielectric layer may be produced by PECVD of an organosilane, an organosiloxane, or combinations thereof, using RF or microwave power to generate reactive oxygen atoms. The dielectric material is deposited using the precursors described above, such as methylsilane or trimethylsilane, reacted in the presence of oxygen, such as with nitrous oxide ( $N_2O$ ). Preferably, the process regimes provided in Table 2 could be used to produce the dielectric layer(s). However, other process regimes can be used to form the dielectric materials. In one embodiment, for instance, an organo-silicon compound was oxidized with preferably  $N_2O$  such that the carbon content of the deposited film is from 1 to 50% by atomic weight, preferably about 5 to 30%. A mixed frequency RF power supply supplied power at a high RF power of 13.56 MHz to a showerhead of a PECVD system and a low RF frequency of about 360 KHz to the pedestal of the system. A pulsed RF power provided 13.56 MHz RF power at about 20 watts to 500 watts during about 10% to 30% of the duty cycle. Using a 200 mm wafer, the power density of the high frequency RF power was preferably less than about 1 watt/cm<sup>2</sup>. The low frequency power is driven at about 0 watts to 50 watts for pulsed RF power at a duty cycle from about 10% to 30%. A constant RF power provided 13.56 MHz RF power at about 10 watts to 200 watts. The organosilane and/or organosiloxane was flown into the PECVD chamber at a flow rate of about 5 sccm to 500 sccm and the oxidizing gas at a flow rate of about 5 sccm to 2000 sccm. The low power deposition occurred at a temperature range from about  $-20^\circ$  C to  $40^\circ$  C. The chamber pressure was a low pressure of less than about 10 Torr. The deposited film was cured at the low pressure and at a temperature of about  $100^\circ$  C to  $450^\circ$  C. The disclosure of the exemplary low  $\kappa$  dielectric material is described in U.S. Ser. No. 09/162,915, and is incorporated herein by reference.

Figure 9 is a simulation graph of reflectivity contours depicting reflectivity values of different combinations of layer thicknesses, using a computer simulation program, entitled "The Positive/Negative Resist Optical Lithography Model", referenced above. The simulation graph is used to predict the substrate reflectivity at incremental rates, resulting is a reflectivity topography that maps the effects on reflectivity of the thickness of one layer to the thickness of an adjacent layer. In Figure 9, each contour is set to increment by 2% with the lowest contour representing a 2% reflectivity and the highest contour representing a 16% reflectivity. In this figure, the x-axis represents the thickness

of the underlying layer, *i.e.*, the dielectric layer 70 in Figure 4. The y-axis represents the SiC thickness used as an ARC, corresponding to the ARC 72 of Figure 4. The goal of obtaining low reflectivity is to minimize the extraneous reflections from the substrate at the photoresist interface between, in this instance, the photoresist layer and the ARC. An optimal reflectivity value is 0%, but a reflectivity of less than about 7% provides commercially acceptable results with a goal of about 5% or less being preferred to insure repeatability of the photolithography processing. While in some embodiments a 10% reflectivity is acceptable, 10% reflectivity is typically a practical limit to the current size and density of features in the substrate. Thus, if the underlying layer thickness is known and is selected on the x-axis, the corresponding preferred ARC thickness on the y-axis can be predicted by locating an ARC thickness having the chosen reflectivity, such as 5%. For instance, a dielectric thickness of about 6500 Å to about 6750 Å shown as range 76 in Figure 9, will predictably need about 200 Å of ARC to meet the 5% or less reflectivity criteria. However, such a narrow range of dielectric deposition may be difficult to consistently produce and may not meet device requirements for electrical isolation of the circuit between the layers. Furthermore, the 200 Å layer may be insufficient as a barrier layer to copper if, for instance, copper was deposited on the ARC after etching. Thus, while optically, the ARC layer would be sufficient, other properties, such as described above, may need consideration. In this figure, an ARC thickness of more than about 500 Å results in less than 5% reflectivity across the range of dielectric layer thickness in the graph.

Conversely, if the dielectric layer thickness can be carefully controlled, then the ARC layer thickness can be varied or minimized. For instance, a dielectric thickness of about 6600 Å, plus or minus about 100 Å or about 1.5%, can have an ARC thickness of 50 Å or more and meet the optical parameters of 5% or less reflectivity. Thus, the SiC of the present invention satisfies the desire for a multiple purpose material in providing a barrier layer, etch stop, and an ARC and satisfies the desire for a multiple application material in that a single ARC thickness can meet the optical needs of multiple dielectric thicknesses for a given reflectivity.

In a preferred embodiment, a layer with a preferred thickness of about 600 Å offers one of the lowest reflectivity values across the entire spectrum of the dielectric layer thicknesses, shown as value 78 in the graph. With the unique properties of the SiC of the present invention, an ARC can be deposited that is substantially independent of the underlying layer thickness. The SiC is preferably deposited between about 500 Å to about

1000 Å or more, most preferably about 600 Å, having a predicted reflectivity of about 2% or less, within the preferred 5% or less reflectivity range. This discovery contrasts with the typical need to adjust the  $n$ ,  $k$ , and  $t$  characteristics of the ARC layer to the particular thickness of the underlying layer for each application. Here, using the SiC of the present invention, the ARC layer may be a fixed deposition thickness of about 600 Å, independent of the underlying dielectric layer thickness. This fixed thickness contrasts with prior ARC materials which generally require ARC thickness adjustments, depending on the underlying dielectric layer thickness and desired reflectivity.

The SiC of the present invention may also be used as a polish stop to determine the end point of a polishing process. After the stack is etched and the features filled with conductive material, some processing sequences polish the upper surface of the substrate surface to remove excess conductive material and planarize the upper surface of the stack. Typically, the substrate is polished by a chemical mechanical polishing (CMP) process, which uses a difference in polishing rates between different materials to determine the limit of polishing.

Because the SiC ARC has a low  $\kappa$  value, the ARC can remain on the substrate and does not need to be removed to maintain an effective low  $\kappa$  substrate. Thus, material may be deposited over the ARC, filling the features. The CMP process then removes any extra conductive or other materials above the SiC layer. The CMP process determines a difference in the polishing rates when the process encounters the SiC ARC and the CMP process is discontinued.

Figure 10 is a line drawing of a scanning electron microscopy photograph, showing a cross section of a patterned photoresist layer 74 deposited over a SiC ARC 72 of the present invention. Figure 10 shows the photolithography results of such embodiments as shown in Figure 4, where the ARC is considered the top layer of the substrate prior to the photoresist layer deposition and photolithography processing. The width of the line 80 in the photoresist layer 74 is about a quarter micron, representative of the current size of features. With the SiC ARC 72 of the present invention, the photolithography patterning of the photoresist layer 74 resulted in even and straight lines 82, important for the ULSI reduced feature sizes. The patterning in the features was uniform and had straight, square sidewalls 84, *i.e.*, no standing wave effects from extraneous light reflections, with a fully exposed bottom 86 and square corner 88 without a substantial rounded "footing" in the corner. The variation in minimum to maximum values of the photoresist width 90

between the lines is 5% or less, a standard acceptance range for processing. The repeatability from line to line is also shown. Thus, the uniformity of the patterned photoresist layer demonstrates that the SiC ARC of the present invention is able to produce a processed substrate with small features and still retain a low  $\kappa$  value, in contrast to other ARC materials, such as the silicon oxynitride ARC, described above.

The SiC deposited according to the present invention may also be used as a moisture barrier. The CMP process is typically a wet process and moisture can corrupt a substrate circuit. Therefore, a layer is preferably deposited on the substrate to prevent the adverse effects of moisture which could otherwise result from wet processing. If the SiC ARC is used as a polish stop and an upper layer, the SiC ARC would act as a moisture barrier.

Figure 11 shows the FTIR results of a moisture test of the SiC material exposed to boiling water for a 30 minute period. The upper line, showing the moisture results before the exposure, is offset from the lower line, showing the moisture results after the exposure, to view both lines on the same graph. Tests results show that the SiC of the present invention acts as a moisture barrier throughout the CMP process and thus satisfies the moisture barrier aspect, as well. The moisture level is particularly noted at wave number 1640, which is the H-OH peak, where the results are substantially the same between the two lines, indicating substantially no moisture absorption.

Figure 12 is an alternative embodiment of Figure 4, without using a separate ARC. The stack relies on the properties of the SiC of the present invention between adjacent layers to function as an ARC, *i.e.*, the etch stop 68 between the dielectric layers 66 and 70. The layers and numbers correspond to the arrangement described in Figure 4, with the difference being no ARC 72 under the photoresist layer 74, shown in Figure 12. Also, the plasma with the reducing agent can be used to reduce any oxides formed on the conductors, for instance, in features, prior to deposition of the subsequent layer. In this embodiment, the thickness of the dielectric layer 70 above the SiC etch stop 68 is adjusted in conjunction with the thickness of the SiC etch stop 68 between the dielectric layers 66 and 70 for a projected reflectivity. The thickness of the dielectric layer 66 is held constant. The photoresist layer 74 would be exposed as described above. The thickness of the barrier layer 64 is about 500 Å. In this embodiment, the substrate would rely on the reflective and absorptive characteristics of the SiC etch stop 68 below the upper dielectric layer 70. Thus, the thicknesses of the two layers are interdependent for a given projected



reflectivity.

Figure 13 is a reflectivity map of the embodiment of Figure 12, showing the thicknesses of the upper dielectric layer 70 compared to the etch stop 68. The y-axis represents the thickness of the dielectric layer 70 and the x-axis represents the thickness of the SiC etch stop 68. Similar to the discussion in Figure 9, the appropriate thicknesses may be selected for given reflectivity ratios, such as below about 5%. For example, an etch stop thickness of about 150 Å, plus or minus about 50 Å, would optically satisfy the requirements for all the graphed thicknesses in Figure 13 of the dielectric layer 70 and would have a reflectivity of less than about 5%.

Also, a SiC etch stop of about 720 Å thick could be used with a top dielectric layer thickness of about 6500 Å or about 7300 Å. The thicknesses shown in Figure 13 and other similar figures are typical of the thicknesses used in commercial embodiments. Because the reflectivity pattern repeats, other layer thicknesses not charted could be used. If a higher level of reflectivity were allowed, for instance 6%, then an etch stop thickness of about 720 Å would also satisfy the optical requirements for reflectivity for all the graphed thicknesses on Figure 13. Conversely, if the dielectric thickness was first selected and a resulting etch stop thickness determined, then, for example, a dielectric thickness of about 6600 Å and about 7400 Å with close tolerances could allow an etch stop thickness of about 100 Å to about 350 Å with a reflectivity of about 5% or less. These examples show that the thickness of the etch stop and the thickness of the dielectric layer adjacent the etch stop are to be considered with respect to each other when the SiC, functioning as an ARC, is between the dielectrics for a projected or chosen reflectivity.

Figure 14 is another reflectivity map of the embodiment of Figure 12, showing the thickness of the etch stop compared to the thickness of the lower dielectric layer under the etch stop. The thickness of the dielectric layer 66 below the etch stop 68 is adjusted in conjunction with the thickness of the etch stop 68 for a projected reflectivity. The upper dielectric layer 70 may remain a certain thickness, such as 7000 Å, while the thicknesses of the etch stop 68 and lower dielectric layer 66 are determined for a particular reflectivity. In Figure 14, the etch stop thickness is represented by the y-axis and the dielectric layer 66 thickness is represented by the x-axis. For instance, with a 500 Å SiC etch stop, the thickness of the dielectric layer 66 could be about 4600 Å or about 5400 Å to maintain a 5% or less reflectivity. However, the thickness of the dielectric layer 66 may change for a different thickness of the dielectric layer 70. Thus, iterative solutions may be required to determine a thickness for each dielectric layer that satisfies the various process

requirements and still collectively satisfy a reflectivity goal, here of about 5% or less.

Figure 15 is an alternative embodiment of Figures 4 and 12 without the etch stop, where the barrier layer 64 is used as the ARC. The layers and numbers correspond to the arrangement described in Figures 4 and 12, with the difference being no ARC 72 under the photoresist 74, shown in Figures 12 and 15, and no etch stop 68. Also, the plasma with the reducing agent can be used to reduce any oxides formed on the conductors, for instance, in features, prior to deposition of the subsequent layer. If the etch stop is eliminated, then the substrate processing throughput is increased by having fewer steps and a lower effective dielectric constant of the substrate may be obtained. If the process is well characterized and has sufficient control of the etching rate and depth, then the etch stop may not be needed. In the embodiment of Figure 15, the thickness of the dielectric layer 66 is increased to compensate for the lack of the second dielectric layer 70 so that the circuit is electrically isolated and may be about 10,000 Å to about 12,000 Å thick. The dielectric layer 66 thickness is adjusted in conjunction with the thickness of the SiC barrier layer 64 for a projected reflectivity. The photoresist 74 would be exposed as described above. However, the substrate would rely on the reflective and absorptive characteristics of the SiC barrier layer 64 below the dielectric layer 66, where the thicknesses of the two layers are interdependent or independent, depending upon the thickness(es) selected and the desired reflectivity.

Figure 16 is a reflectivity map of the embodiment of Figure 15, showing the thicknesses of the dielectric layer 66 compared to the SiC barrier layer 64. In Figure 16, the y-axis represents the dielectric layer thickness and the x-axis represents the barrier layer thickness. A preferred thickness of the SiC barrier layer when used as an ARC, without the intervening etch stop, is about 700 to about 800 Å. The preferred thickness yields a predicted 5% reflectivity or less for all graphed thickness of the dielectric layer, and, thus, the SiC provides ARC optical results substantially independent of the dielectric layer thickness.

Figure 17 is another embodiment similar to the embodiment of Figure 15 with the use of SiC below the photoresist layer 74, as an ARC. The etch stop 68 of Figure 4 is not used in the embodiment of Figure 17 and the dielectric layer 66 is typically thicker, *e.g.*, about 10,000 Å to about 12,000 Å, than the separate dielectric layers of Figure 4. The SiC barrier layer 64 is about 500 Å thick, although the thickness could vary. As shown in Figure 18 below, the thickness of the dielectric layer 66 can vary without significantly affecting the reflectivity on the photoresist layer 74, when the SiC ARC 72 thickness is

appropriately selected.

Figure 18 is a reflectivity map of the embodiment of Figure 17, showing the thickness of the ARC compared to the thickness of the dielectric layer under the ARC for a projected reflectivity. In Figure 18, the ARC 72 thickness is represented on the x-axis and the dielectric layer 66 thickness is represented on the y-axis. The reflectivity map shows that with an ARC thickness of about 520 Å or greater, any of the graphed thickness of the dielectric layer 66 may result in a reflectivity of about 5% or less. A preferred thickness of the SiC ARC is about 600 Å. The pattern repeats, as in other reflectivity maps, and thus other thicknesses of the oxide and/or SiC layer could be determined by extrapolation. Using the SiC of the present invention, the ARC layer may be a deposition thickness of about 600 Å, regardless of the underlying layer thickness to obtain a projected reflectivity of about 5% or less.

Because the SiC of the present invention may be used in proximity to conductive materials, such as copper, that are prone to diffusion through adjacent layers, it is preferable that the SiC be diffusion resistant, as well. Figure 19 shows the test specimen diffusion results, where the lower curve shows the copper content, showing the diffusion resistance to copper of the SiC material of the present invention. The test specimen was a substrate with a 200 Å layer of copper, a 800 Å layer of SiC deposited on the copper, and a 1000 Å layer of oxide deposited on the SiC. Starting with the y-axis, Figure 19 shows a value 46 of approximately  $3 \times 10^{17}$  atoms per cubic centimeter (atoms/cc) at a depth of 0 Å from the surface of the 1000 Å oxide layer. This value reduces to value 48 of about  $1 \times 10^{16}$  atoms/cc through the oxide layer and into the 800 Å SiC layer at a combined depth of about 1570 Å. The copper diffusion level then rises logarithmically for the next 230 Å to a value 50 of approximately  $3 \times 10^{21}$  atoms/cc at the copper to copper barrier interface. Thus, the copper level reduces by approximately four orders of magnitude, *i.e.*, 1/10,000, within about 200 Å to 250 Å of the interface. This decrease in the copper level shows the effectiveness of the SiC material of the present invention.

The present invention further provides a substrate processing system having a plasma reactor including a chamber, a reaction zone in the chamber, a substrate holder for positioning a substrate in the reaction zone, and a vacuum system. The processing system further comprises a gas/liquid distribution system connecting the reaction zone of the vacuum chamber that supplies an silane-based compound, an inert gas, and an RF generator coupled to the gas distribution system for generating a plasma in the reaction zone. The processing system further includes a controller comprising a computer for

controlling the plasma reactor, the gas distribution system, the RF generator, and a memory coupled to the controller, the memory comprising a computer usable medium including a computer readable program code for selecting the process steps for depositing a low dielectric constant film with a plasma of an silane-based compound.

The processing system may further comprise in one embodiment computer readable program code for selecting the process steps for depositing a barrier layer and/or etch stop of the silane-based compound, depositing a different dielectric layer, and optionally depositing a capping passivation layer of the silane-based compound.

The embodiments shown and described are not intended to limit the invention except as provided by the appended claims. Furthermore, in the embodiments, the order of the layers may be modified and thus, the term "deposited on" and the like in the description and the claims includes a layer deposited above the prior layer but not necessarily immediately adjacent the prior layer and can be higher in the stack. For instance, without limitation, various liner layers could be deposited adjacent dielectric layers, barrier layers, etch stops, metal layers, and other layers.

While foregoing is directed to the preferred embodiment of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow. Furthermore, in this specification, including particularly the claims, the use of "comprising" with "a" or "the", and variations thereof means that the item(s) or list(s) referenced includes at least the enumerated item(s) or list(s) and furthermore may include a plurality of the enumerated item(s) or list(s), unless otherwise stated. Also, any disclosure of methods, including the claims, are presented in a logical order, but are not restricted to the sequence disclosed unless specifically stated.

**What Is Claimed Is:**

1. A substrate, comprising:
  - a) a silicon carbide layer having a dielectric constant less than 7.0 and deposited on the substrate; and
  - b) a first dielectric layer deposited on the silicon carbide layer *in situ* with the silicon carbide layer.
2. The substrate of claim 1, further comprising:
  - a) a silicon carbide etch stop deposited on the first dielectric layer *in situ* with the first dielectric layer;
  - b) a second dielectric layer deposited on the etch stop *in situ* with the silicon carbide etch stop.
3. The substrate of claim 2, further comprising a silicon carbide anti-reflective coating deposited on the second dielectric layer *in situ* with the second dielectric layer.
4. The substrate of claim 2, further comprising a photoresist deposited on the second dielectric layer.
5. The substrate of claim 1, further comprising a photoresist deposited on the first dielectric layer.
6. The substrate of claim 1, further comprising:
  - a) a silicon carbide anti-reflective coating deposited on the first dielectric layer *in situ* with the first dielectric layer;
  - b) a photoresist layer deposited on the anti-reflective coating.
7. The substrate of claim 1, wherein the silicon carbide layer has a dielectric constant of about 5 or less.
8. The substrate of claim 1, wherein the substrate has an effective dielectric constant of about 5 or less.

9. The substrate of claim 1, wherein the silicon carbide layer is produced by a process in a plasma reactor having a chamber comprising providing an organosilane flow rate of about 30 to about 500 sccm as a silicon and a carbon source and a noble gas flow rate of about 100 to about 2000 sccm and further comprising reacting the silicon and the carbon in a chamber pressure range of about 3 to about 10 Torr with an RF power source supplying a power density of about 0.67 to about 1.55 watts per square centimeter to the chamber and a substrate surface temperature of between about 200° to about 400° C.
10. The substrate of claim 3, wherein the silicon carbide layer, etch stop, and anti-reflective coating comprises silicon carbide having a dielectric constant less than 7.0.
11. The substrate of claim 3, further comprising selecting the anti-reflective coating having a thickness that produces a reflectivity of about 7 percent or less.
12. The substrate of claim 6, further comprising selecting the anti-reflective coating having a thickness that produces a reflectivity of about 7 percent or less.
13. The substrate of claim 1, wherein the substrate comprises a damascene structure.
14. A method of forming a silicon carbide layer on a substrate, comprising:
  - a) introducing silicon, carbon, and a noble gas into a chamber;
  - b) initiating a plasma in the chamber;
  - c) reacting the silicon and the carbon in the presence of the plasma to form silicon carbide;
  - d) depositing a silicon carbide layer having a dielectric constant less than 7.0 on the substrate in the chamber; and
  - e) depositing a first dielectric layer *in situ* with the silicon carbide layer.
15. The method of claim 14, further comprising:
  - a) depositing a silicon carbide etch stop *in situ* with the first dielectric layer;
  - b) depositing a second dielectric layer *in situ* with the silicon carbide etch stop.

16. The method of claim 15, further comprising depositing a silicon carbide anti-reflective coating *in situ* with the second dielectric layer.
17. The method of claim 15, further comprising depositing a photoresist layer on the second dielectric layer.
18. The method of claim 14, further comprising depositing a photoresist layer on the first dielectric layer.
19. The method of claim 14, further comprising depositing a silicon carbide anti-reflective coating *in situ* with the first dielectric layer.
20. The method of claim 14, further comprising producing a substrate having an effective dielectric constant of no greater than about 5.
21. The method of claim 14, wherein the silicon and carbon are derived from a common organosilane, independent of other carbon sources.
22. The method of claim 14, wherein the silicon and carbon are derived from a common source, and reacting the silicon and the carbon in the presence of the plasma to form silicon carbide occurs independent of the presence of a separate hydrogen source.
23. The method of claim 14, wherein the silicon and carbon are derived from a common source and reacting the silicon and the carbon in the presence of the plasma to form silicon carbide occurs independent of the presence of a separate carbon source.
24. The method of claim 14, wherein the substrate comprises a damascene structure.
25. The method of claim 14, further comprising selecting an anti-reflective coating that has a single selected thickness to produce a reflectivity of about 7 percent or less when an underlying dielectric layer below the anti-reflective coating has a thickness from about 5000 Å to about 10000 Å.

26. A method of *in situ* deposition of silicon carbide on a substrate, comprising:
- a) depositing a silicon carbide barrier layer on the substrate;
  - b) depositing a first dielectric layer on the barrier layer *in situ* with the barrier layer;
  - c) depositing an etch stop on the first dielectric layer *in situ* with the first dielectric layer;
  - d) depositing a second dielectric layer on the etch stop *in situ* with the etch stop; and
  - e) depositing an anti-reflective coating on the second dielectric layer *in situ* with the second dielectric layer.
27. The method of claim 26, wherein the barrier layer, etch stop, and anti-reflective coating comprises silicon carbide having a dielectric constant less than 7.0.
28. The method of claim 26, further comprising producing a substrate having an effective dielectric constant of no greater than about 5.
29. The method of claim 26, further comprising removing a contaminant on a substrate layer by:
- a) introducing a reducing agent comprising nitrogen and hydrogen into a chamber;
  - b) initiating a reducing plasma in the chamber;
  - c) exposing an oxide on the substrate layer to the reducing agent.



Fig. 1




Fig. 2




Fig. 3









Fig. 4





2/9

*Fig. 5**Fig. 6*



3/9

*Fig. 7**Fig. 8*

4/9

*Fig. 9**Fig. 10*

5/9

*Fig. 11**Fig. 12*




Fig. 13




Fig. 14

7/9




Fig. 15







Fig. 16

8/9

*Fig. 17**Fig. 18*



9/9

*Fig. 19*

# INTERNATIONAL SEARCH REPORT

I. International Application No

PCT/US 99/22424

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L21/027 H01L21/314 H01L21/768 H01L23/532 C23C16/32  
C01B31/36

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L G03F C23C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 725 440 A (DOW CORNING) 7 August 1996 (1996-08-07) column 1, line 3 - line 16 column 1, line 46 - column 2, line 4 column 2, line 13 - line 54; figure 1 column 3, line 7 - line 45 column 4, line 40 - line 50	1,5,7-9
Y		
A		14,18-23 2-4,6, 10-13, 15-17, 24-29
	--- -/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

18 February 2000

Date of mailing of the international search report

09/03/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Klopfenstein, P

## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 99/22424

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 4 951 601 A (MAYDAN DAN ET AL) 28 August 1990 (1990-08-28) cited in the application column 1, line 11 - line 33 column 2, line 29 - line 45 column 11, line 51 - column 12, line 37; figure 1 ---	14, 18-23
A	TOHRU OGAWA ET AL.: "Novel ARC optimization methodology for KrF excimer laser lithography at low K1 factor" PROCEEDINGS OF THE SPIE. OPTICAL/LASER MICROLITHOGRAPHY V, vol. 1674, 1992, pages 362-375, XP002130896 abstract page 364, paragraph 2.3 - page 366, paragraph 2.4; figures 6-10 ---	1, 9, 14, 25
A	DIJKSTRA H J ET AL: "OPTIMIZATION OF ANTI-REFLECTION LAYERS FOR DEEP UV LITHOGRAPHY" PROCEEDINGS OF SPIE. OPTICAL / LASER MICROLITHOGRAPHY, US, BELLINGHAM, SPIE, vol. 1927, page 275-286 XP002034907 ISBN: 0-8194-1161-2 abstract page 278, paragraph 3; figure 2 page 283 ---	1, 11, 12, 14, 25
A	US 4 532 150 A (ENDO MORINOBU ET AL) 30 July 1985 (1985-07-30) cited in the application column 1, line 5 - line 21 column 2, line 1 - line 26 column 2, line 35 - line 59 column 3, line 10 - line 15 column 3, line 42 - column 4, line 33 column 5, line 46 - column 6, line 48 ---	14, 21-23
A	US 5 741 626 A (JAIN AJAY ET AL) 21 April 1998 (1998-04-21)  column 1, line 6 - line 10 column 1, line 42 - line 49 column 2, line 10 - line 46 column 4, line 52 - column 5, line 16; figures 6, 7 column 5, line 34 - column 6, line 4; figures 9, 10 column 6, line 26 - line 60; figures 13-15 -----	1-6, 12-18, 24, 26

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 99/22424

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0725440	A	07-08-1996	US 5818071 A JP 8250594 A	06-10-1998 27-09-1996
US 4951601	A	28-08-1990	US 5292393 A US 5882165 A AT 102397 T DE 3789212 D DE 3789212 T EP 0272141 A JP 3022057 B JP 63252439 A	08-03-1994 16-03-1999 15-03-1994 07-04-1994 01-06-1994 22-06-1988 26-03-1991 19-10-1988
US 4532150	A	30-07-1985	JP 1429098 C JP 59128281 A JP 62032157 B	09-03-1988 24-07-1984 13-07-1987
US 5741626	A	21-04-1998	NONE	